Analysis and Design of a 10.4-ENOB 0.92–5.38- $\mu$ W Event-Driven Level-Crossing ADC With Adaptive Clocking for Time-Sparse Edge Applications
https://sscs.ieee.org/wp-content/themes/movedo/images/empty/thumbnail.jpg
150
150
https://secure.gravatar.com/avatar/8935a7dcd6741d8e23d45bb15c1470a8?s=96&d=mm&r=g
Abstract:
Level-crossing ADCs (LCADCs) operate on changes in the input signal, resulting in an event-driven power consumption and data output. For signals with time-sparse activity (e.g., neural action potentials, and ECG), such ADCs can offer advantages at the system level through the reduced data rate that decreases the transmission and/…