IEEE Journal of Solid-State Circuits (JSSC)
Jan Craninckx
JSSC Editor-in-Chief
The most recent
top 50 downloaded articles
Aims and Scope
The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits. It also provides coverage of topics such as circuit modeling, technology, systems design, layout, and testing that relate directly to IC design. Integrated circuits and VLSI are of principal interest; material related to discrete circuit design is seldom published. Experimental verification is strongly encouraged.
Membership in SSCS includes online access to the monthly Journal of Solid-State Circuits through IEEE Xplore. Use your IEEE Web account when you are asked to log-on. The JSSC is the most downloaded periodical IEEE hosts.
Subscribe to the journal
Add to my alerts to sign-up for JSSC e-mail alerts
Information for Authors:
For all questions or information on the submission process, please visit our information for authors page or contact jsscadmin@ieee.org
- "How to write a JSSC paper" presentation by Bram Nauta.
New Submission Template and Manuscript Length Instructions
To ease editing and reviewing in electronic format, manuscripts have to be submitted following the two-column format as used for all IEEE Transactions.
Regular papers are allowed to have up to 8 pages in this two-column format. This page limit is valid for the whole manuscript, but excluding references and bios. All figures must be sized such that they are properly readable and placed inline at their relevant position in the text. No modifications to the IEEE templates are allowed.
Exceptions of up to 4 extra pages are possible for systems or topics that do not fit in this regular length. To request such an exception, a detailed motivation must be provided at the time of submission. Exceptions are subject to approval by the editorial board.
More information for authors is available here.
JSSC Papers on IEEE Xplore:
- IEEE JOURNAL OF SOLID-STATE CIRCUITS
- New Associate Editor
- Introduction to the Special Section on the 2017 RFIC Symposium
- A 28-GHz CMOS Direct Conversion Transceiver With Packaged
$2 times 4$ - A Low-Cost Scalable 32-Element 28-GHz Phased Array Transceiver for 5G Communication Links Based on a
$2times 2$ - A 2530 GHz Fully-Connected Hybrid Beamforming Receiver for MIMO Communication
- A Wideband Class-AB Power Amplifier With 2957-GHz AMPM Compensation in 0.9-V 28-nm Bulk CMOS
- A 16-Element 4-Beam 1 GHz IF 100 MHz Bandwidth Interleaved Bit Stream Digital Beamformer in 40 nm CMOS
- High-Power Radiation at 1 THz in Silicon: A Fully Scalable Array Using a Multi-Functional Radiating Mesh Structure
- A Dual-Loop Synthesizer With Fast Frequency Modulation Ability for 77/79 GHz FMCW Automotive Radar Applications
- Frequency and Power Scaling in mm-Wave Colpitts Oscillators
- Enhanced-Selectivity High-Linearity Low-Noise Mixer-First Receiver With Complex Pole Pair Due to Capacitive Positive Feedback
- A Wideband Linear
$I/Q$ - Outphasing Class-E Power Amplifiers: From Theory to Back-Off Efficiency Improvement
- An Interferer-Tolerant CMOS Code-Domain Receiver Based on N-Path Filters
- A Wideband Receiver Employing PWM-Based Harmonic Rejection Downconversion
- 802.11g/n Compliant Fully Integrated Wake-Up Receiver With 72-dBm Sensitivity in 14-nm FinFET CMOS
- A 2.4-GHz, Sub-1-V, 2.8-dB NF, 475-
$mu$ - A SAW-Less Tunable RF Front End for FDD and IBFD Combining an Electrical-Balance Duplexer and a Switched-
LC N-Path LNA - A Fully On-Chip 80-pJ/b OOK Super-Regenerative Receiver With Sensitivity-Data Rate Tradeoff Capability
- A 2.0-5.5 GHz Wide Bandwidth Ring-Based Digital Fractional-N PLL With Extended Range Multi-Modulus Divider
- A 0.6 V 12 b 10 MS/s Low-Noise Asynchronous SAR-Assisted Time-Interleaved SAR (SATI-SAR) ADC
- Integration Trends in Monolithic Power ICs: Application and Technology Challenges
- A 40-MHz-to-1-GHz Fully Integrated Multistandard Silicon Tuner in 80-nm CMOS
- A 5.6 nV/Hz Chopper Operational Amplifier Achieving a 0.5 V Maximum Offset Over Rail-to-Rail Input Range with Adaptive Clock Boosting Technique
- A 234-261-GHz 55-nm SiGe BiCMOS Signal Source with 5.4-7.2 dBm Output Power, 1.3 DC-to-RF Efficiency, and 1-GHz Divided-Down Output
- Short Regular Papers A Multi-Gigabit CPFSK Polymer Microwave Fiber Communication Link in 40 nm CMOS
- Design and Analysis of Chopper Stabilized Injection-Locked Oscillator Sensors Employing Near-Field Modulation
- A Modelling and Nonlinear Equalization Technique for a 20 Gb/s 0.77 pJ/b VCSEL Transmitter in 32 nm SOI CMOS
- A 1.8 pJ/bit Source-Synchronous Parallel Interface in 32 nm SOI CMOS with Receiver Redundancy for Link Recalibration
- Design Considerations for a 11.3 Gbit/s SiGe Bipolar Driver Array With a 5 x 6 Vpp Chip-to-Chip Bondwire Output to an MZM PIC
- A 12-bit 104 MS/s SAR ADC in 28 nm CMOS for Digitally-Assisted Wireless Transmitters
- A 7.6 mW, 414 fs RMS-Jitter 10 GHz Phase-Locked Loop for a 40 Gb/s Serial Link Transmitter Based on a Two-Stage Ring Oscillator in 65 nm CMOS
- A Novel 100 MHz-45 GHz Input-Termination-Less Distributed Amplifier Design With Low-Frequency Low-Noise and High Linearity Implemented With A 6 Inch 0.15 m GaN-SiC Wafer Process Technology
- An Interface ASIC for MEMS Vibratory Gyroscopes With a Power of 1.6 mW, 92 dB DR and 0.007
- A Skew-Free 10 GS/s 6 bit CMOS ADC With Compact Time-Domain Signal Folding and Inherent DEM
- A NMR CMOS Transceiver Using a Butterfly-Coil Input for Integration with a Digital Microfluidic Device inside a Portable Magnet
- An RC Oscillator With Comparator Offset Cancellation
- A Coefficient-Error-Robust Feed-Forward Equalizing Transmitter for Eye-Variation and Power Improvement
- A 77 GHz Frequency Doubling Two-Path Phased-Array FMCW Transceiver for Automotive Radar