Publications
SSCS proudly sponsors six top-notch publications as complimentary member benefits in print and electronic formats. The IEEE Journal of Solid-State Circuits (JSSC) - historically one of the top-five downloaded technical journals on IEEE Xplore - is available on-line and in print. The electronic-only Solid-State Circuits Letters (SSC-L) is a brief format companion to the JSSC that offers fast turnaround to authors for the latest innovations in our field. The IEEE Journal on Exploratory Solid-State Computational Devices and Circuits (JxCDC) - an open-access monthly accessible free of charge via IEEE Xplore - offers researchers a journal to publish and extend their research results with supplementary technical materials. Our newest open-access journal, IEEE Open Journal of Solid-State Circuits launches in Fall 2020.
|
Shanthi Pavan Vice President of Publications |
Members also receive the IEEE Solid-State Circuits Magazine free of charge (in print and on-line), which is a tutorial-level quarterly featuring pioneering breakthroughs, trending topics, and “who’s who” reports about IC community leaders and international, regional, and local award recipients. Other electronic-only publications are the RFIC Virtual Journal, a one-stop, curated compilation of RFIC papers within the publications library of the IEEE, and IEEE Design & Test Magazine, which offers insight into models, methods and tools for microelectronic systems.
- IEEE JOURNAL OF SOLID-STATE CIRCUITS
- Guest Editorial Introduction to the Special Section on the 2020 RFIC Symposium
- A 77-GHz 8RX3TX Transceiver for 250-m Long-Range Automotive Radar in 40-nm CMOS Technology
- 76- to 81-GHz CMOS Built-In Self-Test With 72-dB C/N and Less Than 1 ppm Frequency Tolerance for Multi-Channel Radar Applications
- Frequency-Domain-Multiplexing Single-Wire Interface and Harmonic-Rejection-Based IF Data De-Multiplexing in Millimeter-Wave MIMO Arrays
- A 16-Element Fully Integrated 28-GHz Digital RX Beamforming Receiver
- Realization of In-Band Full-Duplex Operation at 300 and 4.2 K Using Bilateral Single-Sideband Frequency Conversion
- A Full-Duplex Receiver With True-Time-Delay Cancelers Based on Switched-Capacitor-Networks Operating Beyond the DelayBandwidth Limit
- Ultra-Wideband Switched-Capacitor Delays and CirculatorsTheory and Implementation
- Inductorless, Widely Tunable
N -Path Shekel Circulators Based on Harmonic Engineering - A Passive-Mixer-First Acoustic-Filtering Superheterodyne RF Front-End
- mm-Wave Mixer-First Receiver With Selective Passive Wideband Low-Pass Filtering
- Millimeter-Wave SiGe Radiometer Front End With Transformer-Based Dicke Switch and On-Chip Calibration Noise Source
- Octave-Tuning Dual-Core Folded VCO Leveraging a Triple-Mode Switch-Less Tertiary Magnetic Loop
- A Quadrature Digital Power Amplifier With Hybrid Doherty and Impedance Boosting for Complex Domain Power Back-Off Efficiency Enhancement
- A Reconfigurable Non-Uniform Power-Combining V-Band PA With 17.9 dBm Psat and 26.5 PAE in 16-nm FinFET CMOS
- A 148-GHz Radiator Using a Coupled Loop Oscillator With a Quad-Feed Antenna in 22-nm FD-SOI
- A 0.75.7 GHz Reconfigurable MIMO Receiver Architecture for Analog Spatial Notch Filtering Using Orthogonal Beamforming
- A 2.4-GHz 1.3-mW OQPSK RF Front-End TX Based on an Injection-Locked Power Amplifier
- A Monolithically Integrated Single-Input Load-Modulated Balanced Amplifier With Enhanced Efficiency at Power Back-Off
- Staff List
- [Contributors]
- Welcome to the Winter 2021 Issue of IEEE Solid-State Circuits Magazine [Editor?s Note]
- A Year of Working Together [President's Corner]
- The Design of a Bootstrapped Sampling Circuit [The Analog Mind]
- The Resistor-Capacitor Circuit [Circuit Intuitions]
- Errata
- Paul Brokaw: IEEE Donald O. Peterson Award Winner
- Brokaw Bonus Tracks: A Few Lesser-Known Tunes
- References Supplied on Request: Paul Brokaw's Stamp on Analog IC Design
- Paul Brokaw, Jedi Master: Lessons From a Wizard
- Exploring Multimode Cellular Transceiver Design: A Short Tutorial
- Trends and New Opportunities in Digital Phase-Locked Loop Design: Design Principles, Key Overheads, and New Opportunities in This Emerging Architecture
- Memories of James D. Meindl: A Tribute [People]
- Dreamer of the Art of the Possible [People]
- Child-Like Curiosity and Enthusiasm [People]
- Three Outstanding Merits of Meindl's Career: A Personal View [People]
- A Model of Leadership, Kindness, and Humility [People]
- "Impossible" Problems, Unexpected and Powerful Outcomes [People]
- A Visionary and Nurturer [People]
Aims & Scope - This new electronic publication provides relevant references pertaining to RFIC technology, paired with value-added editorial commentary from technology experts. The RFIC Virtual Journal aims to be the leading focal point on radio frequency integrated circuits from a worldwide perspective by collecting and disseminating knowledge on theory; enabling technologies, design methodologies, fabrication, testing of radio frequency integrated circuits, and systems; and determining which process signals to be transmitted or received through wireless communication.
To access this journal content have your IEEE Xplore login information ready and click here.
- Editorial Welcome to the New Editor-in-Chief
- A 5-V-Program 1-V-Sense Anti-Fuse Technology Featuring On-Demand Sense and Integrated Power Delivery in a 22-nm Ultra Low Power FinFET Process
- 10-nm SRAM Design Using Gate-Modulated Self-Collapse Write-Assist Enabling 175-mV
V MIN Reduction With Negligible Active Power Overhead - A 9-bit, 45 mW, 0.05 mm2 Source-Series-Terminated DAC Driver With Echo Canceller in 22-nm CMOS for In-Vehicle Communication
- A 40-nm Ultra-Low Leakage Voltage-Stacked SRAM for Intelligent IoT Sensors
- High Slew-Rate Quadruple-Voltage Mixed-Quenching Active-Resetting Circuit for SPADs in 0.35-
m CMOS for Increasing PDP