Column-parallel readout (CPRO) architecture

A 3 THz CMOS Image Sensor

A 3 THz CMOS Image Sensor 150 150

Abstract:

This article presents a 3 THz CMOS image sensor (Tera-CIS). The sensor has a column-parallel readout (CPRO) architecture that integrates an antenna-coupled pixel array and CPRO circuit chains on a monolithic chip. The proposed compact two-transistor (2T) pixel adopts a step-covered patch antenna and a defected ground structure (DGS) to obtain …

View on IEEE Xplore