Capacitors

  • No Comments

A 28-nm 18.7 TOPS/mm $^2$ 89.4-to-234.6 TOPS/W 8b Single-Finger eDRAM Compute-in-Memory Macro With Bit-Wise Sparsity Aware and Kernel-Wise Weight Update/Refresh
A 28-nm 18.7 TOPS/mm $^2$ 89.4-to-234.6 TOPS/W 8b Single-Finger eDRAM Compute-in-Memory Macro With Bit-Wise Sparsity Aware and Kernel-Wise Weight Update/Refresh 150 150
Author(s): Yi Zhan, Wei-Han Yu, Ka-Fai Un, Rui P. Martins, Pui-In Mak

Abstract:

This article reports a high-density 3T1C single-finger (SF) embedded dynamic random access memory (eDRAM) compute-in-memory (CIM) macro. It features several techniques that enhance the memory density, the energy efficiency, and the throughput density, namely: 1) a high-density 3T1C SF-eDRAM cell with low-leakage retention (LLR) to improve the memory density …

Published in: IEEE Journal of Solid-State Circuits
Page(s): 1 – 11
Year of Publication: 2024
Electronic ISSN: 1558-173X
DOI: 10.1109/JSSC.2024.3387995
Publisher: IEEE

View on IEEE Xplore

  • No Comments

A Ten-Level Series-Capacitor 24-to-1-V DC–DC Converter With Fast In Situ Efficiency Tracking, Power-FET Code Roaming, and Switch Node Power Rail
A Ten-Level Series-Capacitor 24-to-1-V DC–DC Converter With Fast In Situ Efficiency Tracking, Power-FET Code Roaming, and Switch Node Power Rail 150 150
Author(s): Zhaoqing Wang, Mao Li, Suhwan Kim, Nachiket Desai, Ram K. Krishnamurthy, Xin Zhang, Mingoo Seok

Abstract:

This work presents a high-efficiency ten-level series-capacitor 24-to-1-V buck converter with three techniques to improve its efficiency and reliability. First, we propose a fast in situ efficiency tracking (FIT) technique to maximize efficiency across load conditions and process, voltage, and temperature (PVT) variations. The second technique is the power-FET …

Published in: IEEE Journal of Solid-State Circuits
Page(s): 1 – 13
Year of Publication: 2024
Electronic ISSN: 1558-173X
DOI: 10.1109/JSSC.2024.3385662
Publisher: IEEE

View on IEEE Xplore

  • No Comments

A High-Efficiency Low-Cost Multi-Antenna Energy Harvesting System With Leakage Suppression
A High-Efficiency Low-Cost Multi-Antenna Energy Harvesting System With Leakage Suppression 150 150
Author(s): Zhaobo Zhang, Chenchang Zhan, Shuangxing Zhao, Man-Kay Law

Abstract:

This article presents a multi-antenna RF energy harvester (MARFEH) with leakage suppression to achieve high output power and avoid the effects of interference and blind spots in the room, and all the RF rectifiers share only one buffering capacitor to achieve low cost. The proposed leakage-suppressed rectifier utilizing adaptive $V_{…

Published in: IEEE Journal of Solid-State Circuits
Page(s): 1 – 13
Year of Publication: 2024
Electronic ISSN: 1558-173X
DOI: 10.1109/JSSC.2024.3387025
Publisher: IEEE

View on IEEE Xplore

  • No Comments

A Subthreshold Time-Domain Analog Spiking Neuron With PLL-Based Leak Circuit and Capacitive DAC Synapse
A Subthreshold Time-Domain Analog Spiking Neuron With PLL-Based Leak Circuit and Capacitive DAC Synapse 150 150
Author(s): Taylor Barton, Shea Smith, Yu Hao, Ryan Watson, Kyle Rogers, Parker Allred, Bibhu Datta Sahoo, Nancy Fulda, Jordan T. Yorgason, Karl F. Warnick, Mau-Chung Frank Chang, Yen-Cheng Kuan, Shiuh-Hua Wood Chiang

Abstract:

The design and measurement of a time-domain analog spiking neuron is described. The proposed neuron leverages time-domain processing using voltage-controlled oscillators (VCOs) and a time-domain comparator to integrate the input spike and trigger the output spike. A novel leaky circuit uses a phase-locked loop (PLL) to drive the phase difference …

Published in: IEEE Solid-State Circuits Letters
Page(s): 143 – 146
Year of Publication: 2024
Electronic ISSN: 2573-9603
DOI: 10.1109/LSSC.2024.3384762
Publisher: IEEE

View on IEEE Xplore

  • No Comments

Corrections to “A Synchronized Switch Harvesting Rectifier With Reusable Storage Capacitors for Piezoelectric Energy Harvesting”
Corrections to “A Synchronized Switch Harvesting Rectifier With Reusable Storage Capacitors for Piezoelectric Energy Harvesting” 150 150
Author(s): Xinling Yue, Sijun Du

Abstract:

In the above article [1], page 2605, the changes in Table II are as follows.

Published in: IEEE Journal of Solid-State Circuits
Page(s): 1293 – 1293
Year of Publication: 2024
Electronic ISSN: 1558-173X
DOI: 10.1109/JSSC.2024.3349888
Publisher: IEEE

View on IEEE Xplore

  • No Comments

A 2.8 $\mu$ s Response Time 95.1% Efficiency Hybrid Boost Converter With RHP Zero Elimination for Fast-Transient Applications
A 2.8 $\mu$ s Response Time 95.1% Efficiency Hybrid Boost Converter With RHP Zero Elimination for Fast-Transient Applications 150 150
Author(s): Junyi Ruan, Junmin Jiang, Chenzhou Ding, Yunxiao Li, Yanhui Wu, Ka Nang Leung, Xun Liu

Abstract:

This article proposes a hybrid boost converter that eliminates the right-half-plane (RHP) zero. The proposed converter can be designed with a broad bandwidth up to a tenth of the switching frequency, such that the converter can attain fast transient response as a buck converter. Besides, it features a left-half-plane zero …

Published in: IEEE Journal of Solid-State Circuits
Page(s): 1 – 11
Year of Publication: 2024
Electronic ISSN: 1558-173X
DOI: 10.1109/JSSC.2024.3376251
Publisher: IEEE

View on IEEE Xplore

  • No Comments

A 50–67-GHz Transformer-Based Six-Port Balanced-to-Unbalanced Quadrature Hybrid Coupler
A 50–67-GHz Transformer-Based Six-Port Balanced-to-Unbalanced Quadrature Hybrid Coupler 150 150
Author(s): Yang Gao, Howard C. Luong

Abstract:

This letter presents the first on-chip transformer-based six-port balanced-to-unbalanced quadrature hybrid coupler (QHBC). The proposed six-port QHBC employs three transformers to replace eight inductors design in conventional LC-based couplers for miniaturization. Fabricated in CMOS 28 nm, the overall size of the proposed coupler is 0.23 mm $\times0.17$ mm, which is equivalent to $0.046\…

Published in: IEEE Solid-State Circuits Letters
Page(s): 139 – 142
Year of Publication: 2024
Electronic ISSN: 2573-9603
DOI: 10.1109/LSSC.2024.3381811
Publisher: IEEE

View on IEEE Xplore

  • No Comments

An Ultrasound Receiver With Bandwidth-Enhanced Current Conveyor and Element-Level Ultrasound Transmitter for Ultrasound Imaging Systems
An Ultrasound Receiver With Bandwidth-Enhanced Current Conveyor and Element-Level Ultrasound Transmitter for Ultrasound Imaging Systems 150 150
Author(s): Gichan Yun, Kyeongwon Jeong, Haidam Choi, Seunghyun Nam, Chaerin Oh, Hyunjoo Jenny Lee, Sohmyung Ha, Minkyu Je

Abstract:

In this letter, we present an ultrasound (US) imaging system with a low-noise US receiver (RX) and an element-level US transmitter (TX) for a capacitive micromachined ultrasonic transducer (CMUT). The proposed US RX isolates the input parasitic capacitance $(C_{P})$ from the front-end transimpedance stage by using a bandwidth-enhanced current …

Published in: IEEE Solid-State Circuits Letters
Page(s): 98 – 101
Year of Publication: 2024
Electronic ISSN: 2573-9603
DOI: 10.1109/LSSC.2024.3369605
Publisher: IEEE

View on IEEE Xplore

  • No Comments

A Dynamic Power-Only Compute-in-Memory Macro With Power-of-Two Nonlinear SAR ADC for Nonvolatile Ferroelectric Capacitive Crossbar Array
A Dynamic Power-Only Compute-in-Memory Macro With Power-of-Two Nonlinear SAR ADC for Nonvolatile Ferroelectric Capacitive Crossbar Array 150 150
Author(s): Injune Yeo, Wangxin He, Yuan-Chun Luo, Shimeng Yu, Jae-Sun Seo

Abstract:

Analog computing-in-memory (CIM) using emerging resistive nonvolatile memory (NVM) technologies faces challenges, such as static power consumption, current flow-induced IR drop, and the need for multiple power-hungry ADCs. In this letter, we present ferroelectric capacitive array (FCA)-based energy/area-efficient CIM macro used for charge-domain multiply-and-accumulate operations, which addresses the …

Published in: IEEE Solid-State Circuits Letters
Page(s): 70 – 73
Year of Publication: 2024
Electronic ISSN: 2573-9603
DOI: 10.1109/LSSC.2024.3361011
Publisher: IEEE

View on IEEE Xplore

Search this website