Abstract:
This work presents a sampling PLL (SPLL) that simultaneously achieves sub-sampling PLL-level jitter and wide lock-in range (flock) inherent to SPLL architecture. By employing a high phase detection gain, the proposed SPLL ensures low in-band phase noise dominated by reference, while maintaining robust re-locking without auxiliary frequency-locked loop (FLL). Fabricated …