Joining processes

  • No Comments

Design and Analysis of Windmill-Shaping-Geometry Eight-Phase Oscillator Incorporating Magnetic and Dual-Injection Coupling Techniques

Design and Analysis of Windmill-Shaping-Geometry Eight-Phase Oscillator Incorporating Magnetic and Dual-Injection Coupling Techniques 150 150
Author(s): Ya Zhao, Runchen Wang, Lingao Huang, Haitao Ren, Jun Yin, Pui-In Mak, Li Geng, Chao Fan

Abstract:

This article reports a compact millimeter-wave (mm-wave) quad-core eight-phase oscillator featuring magnetic coupling and dual-injection coupling. Specifically, the quad-core oscillator is integrated in an LC-ring configuration via a windmill-shaping transformer for phase noise (PN) and chip area reduction. The eight-phase oscillator could eliminate the oscillation mode ambiguity and save the …

Published in: IEEE Journal of Solid-State Circuits
Page(s): 5638 – 5650
Year of Publication: 2026
Electronic ISSN: 1558-173X
DOI: 10.1109/JSSC.2026.3714874
Publisher: IEEE

View on IEEE Xplore

  • No Comments

A 128-Core 340-GHz 2-D Steerable Array With Efficient Third-Harmonic Enhancement Network and 35-dBm Lensless EIRP in 65-nm CMOS

A 128-Core 340-GHz 2-D Steerable Array With Efficient Third-Harmonic Enhancement Network and 35-dBm Lensless EIRP in 65-nm CMOS 150 150
Author(s): Huibo Wu, Xuan Liu, Shunhua Hu, Quanqin Liao, Yuqun Liu, Xingcun Li, Jianhao Gong, Yue Li, Liang Gao, Wenhua Chen

Abstract:

In this article, a coherent 128-core 340-GHz radiator array is presented. In this array, an efficient third-harmonic enhancement network based on the compact multi-coupling transformer balun is proposed. This network boosts the third-harmonic generation by leveraging the mixing effect between the fundamental andsecond-harmonic components, while improving the balance of the …

Published in: IEEE Journal of Solid-State Circuits
Page(s): 1 – 15
Year of Publication: 2026
Electronic ISSN: 1558-173X
DOI: 10.1109/JSSC.2026.3731143
Publisher: IEEE

View on IEEE Xplore

  • No Comments

A Multi-Channel Thermoelectric Energy Harvesting Interface Realizing Uneven-Input MPPT and 62-mV Start-Up

A Multi-Channel Thermoelectric Energy Harvesting Interface Realizing Uneven-Input MPPT and 62-mV Start-Up 150 150
Author(s): Yunzhe Yang, Mo Huang, Sijun Du

Abstract:

A thermoelectric energy harvesting (TEH) interface for applications using multiple thermoelectric generators (TEGs) is proposed. To improve the maximum power point tracking (MPPT) efficiency under uneven temperature distributions across a large surface, the TEH interface employs a single-inductor multi-channel architecture that individually harvests energy from each TEG. Furthermore, it incorporates …

Published in: IEEE Journal of Solid-State Circuits
Page(s): 1 – 13
Year of Publication: 2026
Electronic ISSN: 1558-173X
DOI: 10.1109/JSSC.2026.3733544
Publisher: IEEE

View on IEEE Xplore

  • No Comments

A 32-Gb/s/λ, 256-Gb/s/Fiber Half-Rate Bandpass-Filtered Clock-Forwarding DWDM Optical Link in a 3-D-Stacked 7-nm EIC/65-nm PIC Technology

A 32-Gb/s/λ, 256-Gb/s/Fiber Half-Rate Bandpass-Filtered Clock-Forwarding DWDM Optical Link in a 3-D-Stacked 7-nm EIC/65-nm PIC Technology 150 150
Author(s): Sanquan Song, Nikola Nedovic, Nandish Mehta, Angad S. Rekhi, Georgios Kalogerakis, Li Xu, Brian Zimmer, Stephen G. Tell, Yoshinori Nishi, Xi Chen, Ward Lopes, Benjamin G. Lee, Thomas H. Greer, C. Thomas Gray

Abstract:

We present a 32-Gb/s/ $\lambda $ dense wavelength-division multiplexing (DWDM) bandpass-filtered clock-forwarding link with nine channels on a 200-GHz grid: eight for data and one for clock forwarding, intended for next-generation co-packaged optics (CPO). Using an injection-locked oscillation (ILO) technique for jitter filtering, the forwarded clock (FWDCLK) tracks most of …

Published in: IEEE Journal of Solid-State Circuits
Page(s): 1 – 18
Year of Publication: 2026
Electronic ISSN: 1558-173X
DOI: 10.1109/JSSC.2026.3733977
Publisher: IEEE

View on IEEE Xplore

  • No Comments

3D-Integrated Near-Sensor AI for Energy-Constrained Environmental Monitoring Systems

3D-Integrated Near-Sensor AI for Energy-Constrained Environmental Monitoring Systems 150 150
Author(s): Arya Upadhyay

Abstract:

Moving sensor data and neural-network operands through conventional external-memory hierarchies can constitute a substantial fraction of the energy required for edge inference. Motivated by a three-tier near-sensor organization, this work evaluates memory localization using a controlled architecture-level study and an independent transistor-level communication-link analysis. Five convolution configurations are evaluated on …

Published in: IEEE Journal on Exploratory Solid-State Computational Devices and Circuits
Page(s): 1 – 1
Year of Publication: 2026
Electronic ISSN: 2329-9231
DOI: 10.1109/JXCDC.2026.3735890
Publisher: IEEE

View on IEEE Xplore

  • No Comments

An Energy-Efficient 8λ × 38-Gb/s/λ Optical WDM Transmitter in 45-nm CMOS SOI

An Energy-Efficient 8λ × 38-Gb/s/λ Optical WDM Transmitter in 45-nm CMOS SOI 150 150
Author(s): Amirreza Shoobi, Kaisarbek Omirzakhov, Flame Feng, Zhehao Yu, Ali Pirmoradi, Firooz Aflatouni

Abstract:

This article presents a monolithically integrated eight-channel optical transmitter (OTX) based on wavelength-division multiplexing (WDM), which is implemented in a 45-nm CMOS SOI process. Ascalable inductorless level-boosting driver is proposed to generate large output swings without level shifters or additional supply domains, enabling energy- and area-efficient operation. The driver is …

Published in: IEEE Journal of Solid-State Circuits
Page(s): 1 – 12
Year of Publication: 2026
Electronic ISSN: 1558-173X
DOI: 10.1109/JSSC.2026.3731097
Publisher: IEEE

View on IEEE Xplore

  • No Comments

A Synchronized Phase-Shifted Time-Multiplexed Uplink Wireless Power and Data Transfer System for Implantable Voltammetry

A Synchronized Phase-Shifted Time-Multiplexed Uplink Wireless Power and Data Transfer System for Implantable Voltammetry 150 150
Author(s): Zhenhao Li, Junyao Tang, Nawab Singh, Jianqiang Jiang, Lei Zhao, Wenshuo Zhu, Xuan Sun, Liang Dong, Cheng Huang

Abstract:

Existing single-link wireless power and data transfer (WPDT) systems for implantable biosensors support either closed-loop power regulation or sensor data uplink, but not both simultaneously, resulting in degraded efficiency and restricted sensing. This work presents a 13.56-MHz WPDT system with: 1) a synchronized phase-shifted time-multiplexed uplink scheme enabling TX power regulation …

Published in: IEEE Journal of Solid-State Circuits
Page(s): 1 – 15
Year of Publication: 2026
Electronic ISSN: 1558-173X
DOI: 10.1109/JSSC.2026.3730406
Publisher: IEEE

View on IEEE Xplore

  • No Comments

A 100+Gb/s 252–283-GHz RF-Amplifier-Integrated TX/RX Chipset in Standard 65-nm Bulk CMOS

A 100+Gb/s 252–283-GHz RF-Amplifier-Integrated TX/RX Chipset in Standard 65-nm Bulk CMOS 150 150
Author(s): Zhicheng Lin, Hiu Lok Tam, Hao Guo, Xiaoyue Xia, Zijun Guo, Kam Man Shum, Pui-In Mak, Chi Hou Chan

Abstract:

This article presents a 252–283-GHz amplifier-last transmitter (TX) and amplifier-first receiver (RX) wireless front end in standard 65-nm bulk CMOS technology, targeting IEEE 802.15.3d/802.15.3-compliant high-speed point-to-point wireless communications. To overcome the challenges of limited transistor gain and high passive loss that often limit the implementation of J-band RF amplifiers, …

Published in: IEEE Journal of Solid-State Circuits
Page(s): 1 – 16
Year of Publication: 2026
Electronic ISSN: 1558-173X
DOI: 10.1109/JSSC.2026.3730962
Publisher: IEEE

View on IEEE Xplore

  • No Comments

A 64-Gb/s/pin 0.25-pJ/b Single-Ended Short-Reach PAM4 Transceiver in 28-nm CMOS

A 64-Gb/s/pin 0.25-pJ/b Single-Ended Short-Reach PAM4 Transceiver in 28-nm CMOS 150 150
Author(s): Kshitiz Tyagi, Kunbo Ma, Joung Won Park, Behzad Razavi

Abstract:

We present a transceiver architecture for single-ended PAM4 signaling, introducing an inverter-based active-inductor-terminated front end that obviates the need for further equalizer stages, substantially reducing power and area. Realized in 28-nm CMOS technology, the four-lane link operates at 64 Gb/s/pin with a bit error rate (BER) less than $10{^{-12}}$ …

Published in: IEEE Solid-State Circuits Letters
Page(s): 230 – 233
Year of Publication: 2026
Electronic ISSN: 2573-9603
DOI: 10.1109/LSSC.2026.3721808
Publisher: IEEE

View on IEEE Xplore

Search this website