Abstract:
This manuscript presents an experimental characterization of a novel 6-bit parallel-to-serial data converter integrated with Manchester encoder. The system comprises of an on-chip digital logic block that generates six mutually non-overlapping control signals (ϕ0−5) and three 120° phase-shifted clock signals to drive the switching transistors in the serializer and the Manchester encoder (…