Distance measurement

  • No Comments

A 9-GHz Digital Fractional-N PLL With Dynamic-Threshold DTC

A 9-GHz Digital Fractional-N PLL With Dynamic-Threshold DTC 150 150
Author(s): Daxu Zhang, Yuncheng Zhang, Zezheng Liu, Yuang Xiong, Wenqian Wang, Duo Li, Minzhe Tang, Dongfan Xu, Dingxin Xu, Kazuaki Kunihiro, Hiroyuki Sakai, Kenichi Okada

Abstract:

This letter presents a fractional-N digital phase-locked loop (DPLL) employing a dynamic-threshold digital-to-time converter (DT-DTC). By dynamically adjusting the comparator threshold voltage, the proposed DT-DTC mitigates delay nonlinearity without digital predistortion (DPD). A quadrature-VCO (QVCO) generates quadrature phases for a multiphase clock generator (MPCG). The QVCO-based MPCG with skew calibration …

Published in: IEEE Solid-State Circuits Letters
Page(s): 250 – 253
Year of Publication: 2026
Electronic ISSN: 2573-9603
DOI: 10.1109/LSSC.2026.3725284
Publisher: IEEE

View on IEEE Xplore

  • No Comments

A CMOS LNA With an Integrated Direct-Conversion Mixer-Based Power Detector for Low-Power IoT Radio Applications

A CMOS LNA With an Integrated Direct-Conversion Mixer-Based Power Detector for Low-Power IoT Radio Applications 150 150
Author(s): Yunfan Gao, Minghan Liu, Mengting Yan, Cristian Cassella, Miriam Leeser, Marvin Onabajo

Abstract:

This letter presents a 2.8-GHz low-power CMOS low-noise amplifier (LNA) with an embedded self-mixing power detector (PD) for low-overhead RF power monitoring. The detector reuses two existing LNA node voltages as the signal and local oscillator (LO) inputs for direct downconversion mixing, which avoids a dedicated LO generator, coupler, or …

Published in: IEEE Solid-State Circuits Letters
Page(s): 258 – 261
Year of Publication: 2026
Electronic ISSN: 2573-9603
DOI: 10.1109/LSSC.2026.3725828
Publisher: IEEE

View on IEEE Xplore

  • No Comments

A 50-Gb/s Baud-Rate Burst-Mode Receiver Using a Phase Uncertainty Reduction Scheme Achieving 8-ns Phase Locking for 50G-PON in 28-nm CMOS

A 50-Gb/s Baud-Rate Burst-Mode Receiver Using a Phase Uncertainty Reduction Scheme Achieving 8-ns Phase Locking for 50G-PON in 28-nm CMOS 150 150
Author(s): Pingyi Cai, Xiongshi Luo, Ruixian Zhang, Kun Zhang, Wenhan Guan, Jiayao Li, Wenkang Luo, Yangyi Zhang, Quan Pan

Abstract:

This article presents a 50-Gb/s baud-rate burst-mode receiver (BMRX) for 50G-PON. A phase uncertainty reduction (PUR) scheme is proposed to narrow the maximum phase search range from 1 unit interval (UI) to 0.5 UI, thereby reducing the phase locking overhead while preserving low power consumption. To maintain robust burst acquisition across …

Published in: IEEE Journal of Solid-State Circuits
Page(s): 1 – 14
Year of Publication: 2026
Electronic ISSN: 1558-173X
DOI: 10.1109/JSSC.2026.3728469
Publisher: IEEE

View on IEEE Xplore

  • No Comments

An Eight-Channel Direct Analog Sensor Fusion Core for On-the-Spot Time-Series Analysis in Edge AI

An Eight-Channel Direct Analog Sensor Fusion Core for On-the-Spot Time-Series Analysis in Edge AI 150 150
Author(s): Jia-le Cui, Yasuko Matsubara, Yasushi Sakurai, Noriyuki Miura

Abstract:

A time-series analysis on multi-channel sensor signals is critical for wide-range Artificial Intelligence (AI) applications, such as in a field of mobility, robot, and infrastructure monitoring. Edge-device data collection followed by cloud-based analysis suffers from high latency and power consumption. This article presents an edge-AI-oriented sensor fusion architecture, performing analog …

Published in: IEEE Journal of Solid-State Circuits
Page(s): 1 – 11
Year of Publication: 2026
Electronic ISSN: 1558-173X
DOI: 10.1109/JSSC.2026.3726487
Publisher: IEEE

View on IEEE Xplore

  • No Comments

CTH-CAM: A Cryogenic eDRAM-Based CAM With 1–26 Tunable Hamming Distance

CTH-CAM: A Cryogenic eDRAM-Based CAM With 1–26 Tunable Hamming Distance 150 150
Author(s): Jincheng Wang, Yuxin Zhou, Bin Ning, Lintao Lan, Yifei Li, Xufeng Kou, Yuhao Shu, Yajun Ha

Abstract:

Cryogenic approximate content-addressable memory (ACAM) offers an appealing solution that allows mismatches between the query and the stored data, measured by the Hamming distance (HD). However, in ACAM designs, increasing the word length shrinks the matchline (ML) voltage spacing between adjacent HD tolerance levels, thereby limiting the tunable-HD tolerance range …

Published in: IEEE Journal of Solid-State Circuits
Page(s): 1 – 14
Year of Publication: 2026
Electronic ISSN: 1558-173X
DOI: 10.1109/JSSC.2026.3722705
Publisher: IEEE

View on IEEE Xplore

  • No Comments

An 11.5-Gb/s/pin, 0.4-V Driver-Supply Transmitter With Switched-Coupling Charge-Pump-Based Crosstalk Cancellation for Ultra-Dense Capacitively Coupled Channels

An 11.5-Gb/s/pin, 0.4-V Driver-Supply Transmitter With Switched-Coupling Charge-Pump-Based Crosstalk Cancellation for Ultra-Dense Capacitively Coupled Channels 150 150
Author(s): Yoochang Kim, Seunghoon Yi, Seung Chae Jung, Hee-Cheol Joo, Young-Ha Hwang

Abstract:

This work presents an 11.5-Gb/s/pin transmitter (TX) for ultra-dense capacitively coupled channels that achieves near-complete eye-margin recovery while operating from a 0.4-V driver supply using a switched-coupling charge-pump-based crosstalk cancellation (SCCP-XTC) scheme. In the proposed scheme, one of four precharged capacitor banks in each XT cancellation (XTC) path …

Published in: IEEE Journal of Solid-State Circuits
Page(s): 1 – 14
Year of Publication: 2026
Electronic ISSN: 1558-173X
DOI: 10.1109/JSSC.2026.3715082
Publisher: IEEE

View on IEEE Xplore

  • No Comments

An IEEE802.15.4a/z/ab Compatible IR-UWB 2TRX With Full-Duplex Radar Sensing and Aliasing Suppressing Semisynchronous TX

An IEEE802.15.4a/z/ab Compatible IR-UWB 2TRX With Full-Duplex Radar Sensing and Aliasing Suppressing Semisynchronous TX 150 150
Author(s): Anoop Narayan Bhat, Erwin Allebes, Elbert Bechthum, Zule Xu, Stan van der Ven, Mohieddine El Soussi, Johan van Den Heuvel, Paul van Zeijl, Paul Mateman, Murat Eskiyerli, Stefano Traferro, Amirashkan Farsaei, Evgenii Tiurin, Sahan Gamage, Pepijn Boer, Igor Petrov, Jochem Govers, Huib Visser, Martijn Hijdra, Sharada Prasad Shantharam, Ivo Marques, Gururaja Kasanadi Ramachandra, Kaijie Ding, Ran Li, Aasish Boora, Peter Vis, Mario Konijnenburg, Arjan Breeschoten, Peng Zhang, Yao-Hong Liu, Christian Bachmann

Abstract:

This letter presents an 802.15.4ab/a/z compatible IR-UWB 2TRX highlighting a full-duplex-based radar, a semisynchronous TX and TRX’s digital baseband. A capacitive tuning technique proposed in the electrical balance duplexer (EBD)-based duplex RF front-end (RF-FE) improves TX-antenna insertion loss by 1.4 dB and the sensitivity of TX–RX …

Published in: IEEE Solid-State Circuits Letters
Page(s): 190 – 193
Year of Publication: 2026
Electronic ISSN: 2573-9603
DOI: 10.1109/LSSC.2026.3697493
Publisher: IEEE

View on IEEE Xplore

  • No Comments

A 96 × 64 SPAD LiDAR Sensor With 6× Imaging FoM Promotion by AI-Assisted Fusion of 2-D and Edge-Guided Sparse 3-D Detection

A 96 × 64 SPAD LiDAR Sensor With 6× Imaging FoM Promotion by AI-Assisted Fusion of 2-D and Edge-Guided Sparse 3-D Detection 150 150
Author(s): Bu Chen, Qi Zheng, Zikun Cai, Hankun Lv, Jingyi Wang, Jun Han, Zhangcheng Huang, Jianlu Wang, Qi Liu, Ming Liu

Abstract:

Flash-mode direct time-of-flight (dToF) light detection and ranging (LiDAR) is widely adopted in autonomous systems and robotics due to its capability for accurate depth measurement and robustness under challenging lighting conditions. However, scaling single-photon avalanche diode (SPAD)-based dToF pixel arrays toward higher resolution 3-D imaging introduces significant challenges in …

Published in: IEEE Journal of Solid-State Circuits
Page(s): 1 – 15
Year of Publication: 2026
Electronic ISSN: 1558-173X
DOI: 10.1109/JSSC.2026.3714508
Publisher: IEEE

View on IEEE Xplore

  • No Comments

A 108-Gb/s PAM-8 CTLE + FFE Receiver Front-End With 1.4-Vppd Input Range in 28-nm CMOS

A 108-Gb/s PAM-8 CTLE + FFE Receiver Front-End With 1.4-Vppd Input Range in 28-nm CMOS 150 150
Author(s): Sangwan Lee, Heedo Jeong, Hanhee Jo, Hwanseok Jung, Jaeduk Han

Abstract:

This article presents a 108-Gb/s 8-level pulse amplitude modulation (PAM-8) receiver front-end capable of handling a wide input dynamic range to overcome the signal-to-noise ratio (SNR) versus linearity tradeoff in higher-order modulation schemes. The proposed architecture employs a multi-path continuous-time linear equalizer (CTLE) with a bias-shifting technique, which splits …

Published in: IEEE Journal of Solid-State Circuits
Page(s): 1 – 12
Year of Publication: 2026
Electronic ISSN: 1558-173X
DOI: 10.1109/JSSC.2026.3713392
Publisher: IEEE

View on IEEE Xplore

Search this website