Abstract:
This letter presents a 12-bit 180-MS/s pipelined-SAR ADC in 65-nm CMOS. To eliminate the complex interstage gain-error calibration for fast-response characteristic, a high-gain residue amplifier (RA) featuring a 2-stage gain-boosting architecture is proposed. By removing the tail current, the RA significantly alleviates slew-rate and voltage headroom limitations. The pre-amplifier …