Distinguished Lecturer Roster

"Everyone has been impressed by the vibrant and informative presentations of these renowned distinguished lecturers and valued the unique opportunity of having intimate technical discussions and exchanging ideas with such internationally recognized experts."

- Shahriar Mirabbasi, Chapter Chair of Vancouver SSCS, CPMT, and CESOC Joint Chapter, May 2015.

The listing is not available. Please check back soon.

Terms through 31 December 2023

Jane Gu portrait
Jane Gu
View Bio
Terms through 31 December 2023
University of California, Davis

Dr. Qun Jane Gu has received the Ph.D. from University of California, Los Angeles in 2007. After a couple years of industry experience, she started her academia career in 2010 at the University of Florida. Since 2012, she has been with the University of California, Davis, where she is currently a professor. Dr. Jane Gu’s group is passionate in high performance RF, mm-wave and THz integrated circuits and systems and its broad applications. The works from her group have won nine best paper awards from international conferences. She has received 2013 NSF CAREER award, 2015 UC Davis Outstanding Junior Faculty Award, 2017 and 2018 Qualcomm Faculty Award, and 2019 UC Davis Chancellor Fellow. She is a TPC member of solid-state circuits conferences RFIC, CICC and ISSCC.

Show More
PresentationAbstract
THz Interconnect, Complement to Electrical and Optical Interconnects Read Abstract
Robert Henderson portrait
Robert Henderson
View Bio
Terms through 31 December 2023
University of Edinburgh

Robert Henderson (M’82, SM’14, F’21) is a Professor of Electronic Imaging in the School of Engineering at the University of Edinburgh. He obtained his PhD in 1990 from the University of Glasgow. From 1991, he was a research engineer at the Swiss Centre for Microelectronics, Neuchatel, Switzerland. In 1996, he was appointed senior VLSI engineer at VLSI Vision Ltd, Edinburgh, UK where he worked on the world’s first single chip video camera. From 2000, as principal VLSI engineer in STMicroelectronics Imaging Division he developed image sensors for mobile phone applications. He joined University of Edinburgh in 2005, designing the first SPAD image sensors in nanometer CMOS technologies in the MegaFrame and SPADnet EU projects. This research activity led to the first volume SPAD time-of-flight products in 2013 in the form of STMicroelectronics Flightsense series which perform an autofocus assist function in more than 150 different smartphone models, recently passing the 1 billion module milestone. He benefits from a long term research partnership with STMicroelectronics in which he explores medical, scientific and high speed imaging applications of SPAD technology. In 2014, he was awarded a prestigious ERC advanced fellowship. He is a Fellow of the Royal Society of Edinburgh.

Show More
PresentationAbstract
3D Stacked CMOS SPAD Image Sensors Read Abstract
Biomedical and Scientific Imaging with CMOS SPAD Sensors Read Abstract
Direct Time of Flight LIDAR with CMOS SPAD Arrays Read Abstract
Jaeha Kim portrait
Jaeha Kim
View Bio
Terms through 31 December 2023
Seoul National University
Jaeha Kim is currently Professor at Seoul National University (SNU), Seoul, Korea and his research interests include low-power mixed-signal circuits and their design methodologies. He founded Scientific Analog, Inc. in 2015, developing EDA tools for analog/mixed-signal modeling and simulation in SystemVerilog. He received B.S. degree in electrical engineering from Seoul National University in 1997, and M.S. and Ph.D. degrees in electrical engineering from Stanford University in 1999 and 2003, respectively. Prior to joining SNU, Prof. Kim was with Stanford University as Acting Assistant Professor, with Rambus, Inc. as Principal Engineer, and with Inter-university Semiconductor Research Center (ISRC) at SNU as Post-doctoral Researcher. Prof. Kim is a recipient of the Takuo Sugano award for outstanding far-east paper at 2005 ISSCC and is cited as Top 100 Technology Leader of Korea in 2020 by the National Academy of Engineering of Korea.

Show More
PresentationAbstract
Advanced Modeling and Simulation of State-of-the-Art High-Speed I/O Interfaces Read Abstract
Efficient Simulation of Analog/Mixed-Signal Circuits in SystemVerilog with Auto-Generated Models Read Abstract
Introduction to Silicon Photonics Systems and Their Modeling Read Abstract
Tony Tae-Hyoung Kim portrait
Tony Tae-Hyoung Kim
View Bio
Terms through 31 December 2023
Nanyang Technological University

Tony Tae-Hyoung Kim (Senior Member, IEEE) received the B.S. and M.S. degrees in electrical engineering from Korea University, Seoul, South Korea, in 1999 and 2001, respectively, and the Ph.D. degree in electrical and computer engineering from the University of Minnesota, Minneapolis, MN, USA, in 2009. From 2001 to 2005, he was with Samsung Electronics, Hwasung, South Korea. In 2009, he joined Nanyang Technological University, Singapore, where he is currently an Associate Professor.

He has published over 190 papers in journals and conferences and holds 20 U.S. and Korean patents registered. His current research interests include computing-in-memory for machine learning, ultra-low power circuits and systems for smart edge computing, low-power and high-performance digital, mixed-mode, and memory circuit design, variation-tolerant circuits and systems, and emerging memory circuits for neural networks.

Dr. Kim received IEEE ISSCC Student Travel Grant Award in 2022 and 2019, Best Paper Award (Gold Prize) in IEEE/IEIE ICCE-Asia2021, Korean Federation of Science and Technology (KOFST) Award in 2021, Best Demo Award at APCCAS2016, Low Power Design Contest Award at ISLPED2016, Best Paper Awards at 2014 and 2011 ISOCC, AMD/CICC Student Scholarship Award at IEEE CICC2008, DAC/ISSCC Student Design Contest Award in 2008, Samsung Humantech Thesis Award in 2008, 2001, and 1999, and ETRI Journal Paper of the Year Award in 2005. He was the Chair of the IEEE Solid-State Circuits Society Singapore Chapter in 2015-2016 and is Chair-Elect/Secretary of the IEEE Circuits and Systems Society VSATC. He has served on numerous IEEE conferences as a Committee Member. He serves as a Corresponding Guest Editor for the IEEE JOURNAL on EMERGING and SELECTED TOPICS in CIRCUITS and SYSTEMS (JETCAS), a Guest Editor for the IEEE TRANSACTIONS on BIOMEDICAL CIRCUITS and SYSTEMS (TBioCAS), an Associate Editor for the IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS and IEEE ACCESS.

Show More
PresentationAbstract
Design of computing-in-memory: Analog vs. Digital Read Abstract
Minimum-energy-driven embedded memory design for IoT applications Read Abstract
Tiny ML accelerator design for IoT applications: Challenges and Trends Read Abstract
Nagendra  Krishnapura portrait
Nagendra Krishnapura
View Bio
Terms through 31 December 2023
Indian Institute of Technology, Madras
Nagendra Krishnapura obtained his BTech from the Indian Institute of Technology, Madras, India, and his PhD from Columbia University, New York. He has worked as an analog design engineer at Celight, Multilink, and Vitesse semiconductor. He has taught analog circuit design courses at Columbia University as an adjunct faculty. He is currently a professor at the Indian Institute of Technology, Madras. His interests are analog and RF circuit design and analog signal processing.

Show More
PresentationAbstract
Design of ultra-low-distortion band-pass filters and sinusoidal oscillators Read Abstract
Maximizing the Data Rate of an Inductively Coupled Chip-to-Chip Link by Resetting the Channel State Variables Read Abstract
Multi-channel Analog-to-Digital Conversion Using Delta-Sigma Modulators Without Reset Read Abstract
Widely Tuning-Range VCOs Using Multi-Mode Resonators Read Abstract
Hanh-Phuc Le portrait
Hanh-Phuc Le
View Bio
Terms through 31 December 2023
University of California, San Diego

Dr. Hanh-Phuc Le is an Assistant Professor of ECE at the University of California San Diego and a co-Director of the Power Management Integration Center, an NSF IUCRC center. He received the Ph.D. degree from UC Berkeley (2013), M.S. from KAIST, Korea (2006), and B.S. from Hanoi University of Science and Technology in Vietnam (2003), all in Electrical Engineering. In 2012, he co-founded and served as the CTO at Lion Semiconductor until October 2015. The company was acquired by Cirrus Logic in 2021. He was with the University of Colorado Boulder from 2016 to 2019, before joining the ECE department at UC San Diego. He held R&D positions at Oracle, Intel, Rambus, JDA Tech in Korea and the Vietnam Academy of Science and Technology (VAST) in Vietnam. His current research interests include miniaturized/on-die power conversions, large conversion ratios, smart power delivery and control for high performance IT systems, data centers, telecommunication, robots, automotive, mobile, wearable, and IoT applications. 

 

Dr. Le received a 2021 NSF CAREER Award, a 2012-2013 IEEE Solid-State Circuits Society Pre-doctoral Achievement Award, and UC Berkeley's 2013 Sevin Rosen Funds Award for Innovation. He authored three book chapters, over fifty journal and conference papers with one best paper award, recognized in various topics in the area of integrated power electronics. He is an inventor with 21 U.S. patents (11 granted and 10 pending). He serves as an associate editor of the IEEE Journal of Emerging and Selected Topics in Power Electronics (JESTPE), TPC Chair/co-chair for the International Workshop on Power Supply On Chip (PwrSoC 2018, 2020), and Chair of the Power Management and Outreach Subcommittees at the IEEE Custom Integrated Circuits Conference  (2020, 2021), and Vice Chair of the Energy Conversion Congress and Exposition (ECCE) 2021. He is also the Chair of the IEEE Power Electronics Society Technical Committee on Power Components, Integration, and Power ICs (IEEE PELS TC2). Dr. Le is an IEEE Senior Member. 
Show More
PresentationAbstract
Gate Driver Circuits for Multi-Level Power Converters Read Abstract
Integrated Power Converter - A Good Design Flow and Useful Techniques Read Abstract
Next-Generation Circuit Architectures for Power-Supply on Chip (PwrSoC) Read Abstract
Yoonmyung  Lee portrait
Yoonmyung Lee
View Bio
Terms through 31 December 2023

Yoonmyung Lee received a B.S. degree in Electronic and Electrical Engineering from the Pohang University of Science and Technology (POSTECH), Pohang, Korea, in 2004, and his M.S. and Ph.D. degree in Electrical Engineering from the University of Michigan, Ann Arbor, in 2008 and 2012, respectively. From 2012 to 2015, Dr. Lee was with the University of Michigan as a research faculty member. In 2015, he joined Sungkyunkwan University, Suwon, Korea, where he is now an Associate Professor.

Dr. Lee is a recipient of Samsung Scholarship in 2005 and Intel Ph.D. fellowship in 2011. He has been serving as a Technical Program Committee member for Asian Solid-State Circuits Conference (A-SSCC) since 2017, and Custom Integrated Circuits Conference (CICC) since 2020. He also has been serving as an associate editor for IEEE Transactions on Very Large Scale Integration (VLSI) Systems since 2019. His research interests include energy-efficient integrated circuits design for low-power high-performance integrated systems and millimeter-scale wireless sensor systems.

Show More
PresentationAbstract
Securing IoT Systems with Cost-Effective Physically Unclonable Functions Read Abstract
Tackling Dynamic Power with Low Power and Variation-Tolerant Flip-Flops Read Abstract
Yan Lu portrait
Yan Lu
View Bio
Terms through 31 December 2023
University of Macau, China

Yan Lu received his BEng and MSc degrees from South China University of Technology, Guangzhou, China, in 2006 and 2009, respectively, and the PhD degree from the Hong Kong University of Science and Technology (HKUST), Hong Kong, China, in 2013.

In 2014, he joined the State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China, where he is currently an Associate Professor. He has authored/coauthored more than 100 peer-reviewed technical papers and one book entitled CMOS Integrated Circuit Design for Wireless Power Transfer (Springer), and edited one book entitled Selected Topics in Power, RF, and Mixed-Signal ICs (River Publishers). His research interests include wireless power transfer circuits and systems, high density power converters, integrated voltage regulators, and energy-efficient analog circuits.

Dr. Lu was a recipient/co-recipient of the NSFC Excellent Young Scientist Fund (HK-Macau) in 2021, the Macao Science and Technology Award second prizes in both 2018 and 2020, the IEEE Solid-State Circuits Society Pre-Doctoral Achievement Award 2013–2014, the IEEE CAS Society Outstanding Young Author Award in 2017, and the ISSCC 2017 Takuo Sugano Award for Outstanding Far-East Paper. He has served as a Guest Editor for the IEEE TCAS-I in 2019 and the IEEE TCAS-II from 2018 to 2019, a Young Editor of the Journal of Semiconductors since 2021. He is serving as a TPC Member for ISSCC and CICC.

Show More
PresentationAbstract
Hybrid Topologies of Device-to-Device Bi-directional Wireless Power Transceiver Read Abstract
Integrated Voltage Regulators for Fine-Grained Power Delivery Read Abstract
Danilo Manstretta portrait
Danilo Manstretta
View Bio
Terms through 31 December 2023
University of Pavia

Danilo Manstretta (Member, IEEE) received the MS degree (summa cum laude) and the Ph.D. degree in electrical engineering and computer science from the University of Pavia, Pavia, Italy, in 1998 and 2002, respectively.

From 2001 to 2003 he was with Agere Systems as a Member of Technical Staff, working on WLAN transceivers and linear power amplifiers for base stations.

From 2003 to 2005 he was with Broadcom Corporation, Irvine, CA, working on RF tuners for TV applications.

In 2005 he joined the University of Pavia, where he is now Associate Professor. His research interests are in the field of analog, RF, optical and millimeter-wave integrated circuit design.

Dr. Manstretta has been member of the Steering Committee of the IEEE Radio Frequency Integrated Circuits (RFIC) Symposium since 2017. He was TPC member for the same conference from 2006 to 2021 and he is the TPC co-chair in 2022. Since 2022 he is member of the TPC of ESSCIRC. He was Guest Editor of the IEEE Journal of Solid-State Circuits May 2017 Special Section dedicated to the 2016 RFIC Symposium and Guest Editor of the IEEE Transactions on Microwave Theory and Techniques June 2018 Mini Special Issue dedicated to the 2017 RFIC Symposium. He was co-recipient of the 2003 IEEE Journal of Solid-State Circuits Best Paper Award.

Show More
PresentationAbstract
Trans-impedance amplifiers design: from ultra-low-power analog to ultra-wideband RF Read Abstract
Carolina Mora Lopez  portrait
Carolina Mora Lopez
View Bio
Terms through 31 December 2023
imec

Carolina Mora Lopez received her Ph.D. degree in Electrical Engineering in 2012 from the KU Leuven, Belgium, in collaboration with imec, Belgium. From 2012 to 2018, she worked at imec as a researcher and analog designer focused on interfaces for neural-sensing applications. During this time, she was the lead analog designer and project leader of the Neuropixels development project which resulted in the conception and fabrication of the Neuropixels 1.0 and 2.0 neural probes. She is currently the principal scientist and team leader of the Circuits & Systems for Neural Interfaces team at imec, which develops circuits and technologies for electrophysiology, neuroprosthetics and BMI. Her research interests include analog and mixed-signal circuit design for sensor, bioelectronic and neural interfaces. Carolina is a senior IEEE member and serves on the technical program committee of the ISSC conference, ISSCC SRP, VLSI circuits symposium, and ESSCIRC conference.

Show More
PresentationAbstract
Circuits and technologies for implantable biomedical devices Read Abstract
Matteo Perenzoni  portrait
Matteo Perenzoni
View Bio
Terms through 31 December 2023
Sony Europe Technology Development Centre

Matteo Perenzoni (M’09, SM’19) graduated in electronics engineering from the University of Padua, Italy, and received the PhD in Physics from University of Ferrara, Italy.

In 2002, he collaborated with the University of Padua on mixed-signal integrated circuit design for channel decoding. In 2004, he joined the Fondazione Bruno Kessler (FBK), Trento, Italy, as a Researcher working at the Integrated Radiation and Image Sensors (IRIS) Research Unit. Meanwhile, he also taught courses on electronics and sensors at the Master and Doctorate School, University of Trento, Trento. In 2014, he was a Visiting Research Scientist with the THz Sensing Group, Microelectronics Department, TU Delft, The Netherlands. From 2017 to 2021 he led the IRIS Research Unit at FBK, working in the field of radiation and image sensors using custom and CMOS technologies. Since 2021 he is with the Sony Europe Technology Development Centre in Trento, Italy, leading the analog IC design team. His research interests include advanced CMOS image sensors with a focus on single-photon detection, THz image sensors, and optimization of analog integrated circuits.

Dr. Perenzoni has been a member of the Technical Program Committee of the European Solid-State Circuit Conference (ESSCIRC), from 2015 to 2021 and of the International Solid-State Circuit Conference (ISSCC) from 2018 to 2022.

Show More
PresentationAbstract
Imaging in CMOS technologies using single-photon avalanche diodes Read Abstract
One more dimension: 3D range imaging with time-of-flight Read Abstract
Sensing beyond visible light with Terahertz radiation Read Abstract
Yvain  Thonnart  portrait
Yvain Thonnart
View Bio
Terms through 31 December 2023
CEA-List

Yvain Thonnart received the MS degree from Ecole Polytechnique and an engineering diploma from Telecom Paris, France in 2005. He then joined the Technological Research Division of CEA, the French French Alternative Energies and Atomic Energy Commission, within the CEA-Leti institute until 2019, then within the CEA-List institute. He has led the development of several large research projects for on-chip communications, focusing on the maturation of novel concepts towards industrial adoption, such as communication between multiple voltage and frequency domains, 3D-stacked circuits, and optical on-chip interconnects, leading to more than 70 publications and 10 patents. He is now senior expert on communication and synchronization in systems on chip, and scientific advisor for the mixed-signal design lab. His main research interests include asynchronous logic, networks on chip, physical implementation, emerging technologies integration such as photonics, cryoelectronics and interposers. He is currently serving in the technical program committee of the ISSCC.

Show More
PresentationAbstract
On-chip communication : from architectures to circuits Read Abstract
Rangharajan  Venkatesan portrait
Rangharajan Venkatesan
View Bio
Terms through 31 December 2023
NVIDIA

Rangharajan Venkatesan is a Senior Research Scientist in the ASIC & VLSI Research group in NVIDIA. He received the B.Tech. degree in Electronics and Communication Engineering from the Indian Institute of Technology,  Roorkee in 2009 and the Ph.D. degree in Electrical and Computer Engineering from Purdue University in August 2014. His research interests are in the areas of low-power VLSI design and computer architecture with particular focus in deep learning accelerators, high-level synthesis, and spintronic memories. He has received Best Paper Awards for his work on deep learning accelerators from IEEE/ACM Symposium on Microarchitecture (MICRO) and Journal of Solid-State Circuits (JSSC). His work on spintronic memory design was recognized with the Best Paper Award at the International Symposium on Low Power Electronics and Design (ISLPED), and Best paper nomination at the Design, Automation and Test in Europe (DATE). His paper titled, “MACACO: Modeling and Analysis of Circuits for Approximate Computing”, received the IEEE/ACM International Conference on Computer-Aided Design (ICCAD) Ten Year Retrospective Most Influential Paper Award in 2021. He is a member of the technical program committees of several leading IEEE/ACM conferences including ISSCC, DAC, MICRO, and ISLPED.

Show More
PresentationAbstract
Pushing the Energy-efficiency of Deep Learning Accelerators with Hardware-Software Co-design Read Abstract
Scalable Deep Neural Network Hardware with Multi-Chip Modules Read Abstract
David Wentzloff portrait
David Wentzloff
View Bio
Terms through 31 December 2023
University of Michigan

David Wentzloff received a BS in Electrical Engineering from the University of Michigan, and Ph.D. in EE from MIT. Since, 2007 he has been with the University of Michigan, where he is currently an Associate Professor of Electrical Engineering and Computer Science. His research focuses on RF integrated circuits, with an emphasis on ultra-low power design. In 2012, he co-founded Everactive, a fabless semiconductor company developing ultra-low power wireless SoCs, where he is currently the co-CTO.

Show More
PresentationAbstract
FASoC: Fully-Autonomous SoC Synthesis Read Abstract
Ultra-Low Power Receivers for IoT Applications Read Abstract
Wanghua Wu portrait
Wanghua Wu
View Bio
Terms through 31 December 2023
Samsung Semiconductor Inc. USA

Wanghua Wu (M’07) received the B.Sc. degree (with honors) from Fudan University, Shanghai, China, in 2004, M.Sc. degree (cum laude) and Ph.D. degree from Delft University of Technology, The Netherlands in 2007 and 2013, respectively, all in electrical engineering.

From 2013 to 2016, she was an RFIC Design Engineer in Marvell, developing high-performance frequency synthesizers for WLAN transceivers. Since 2016, she has been with Samsung Semiconductor Inc. USA. She is currently a Senior Manager and Principal Engineer, focusing on advanced cellular RFIC design. Her research interest is on CMOS frequency synthesis for wireless applications.

She is currently served as the Technical Program Committee member of IEEE International Solid-State Circuits Conference (ISSCC), Custom Integrated Circuits Conference (CICC), and Radio Frequency Integrated Circuits Symposium (RFIC).

Show More
PresentationAbstract
Low-Jitter LO Frequency Synthesis for 5G mm-wave Transceiver Read Abstract
Recent Trends and Advances in High Performance Fractional-N PLL Design Read Abstract