BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//IEEE Solid-State Circuits Society - ECPv6.16.3//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:IEEE Solid-State Circuits Society
X-ORIGINAL-URL:https://sscs.ieee.org
X-WR-CALDESC:Events for IEEE Solid-State Circuits Society
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20250309T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20251102T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20260308T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20261101T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20270314T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20271107T060000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/New_York:20260629T090000
DTEND;TZID=America/New_York:20260629T110000
DTSTAMP:20260617T123851
CREATED:20260611T195323Z
LAST-MODIFIED:20260612T200003Z
UID:10000052-1782723600-1782730800@sscs.ieee.org
SUMMARY:The Continuous-Time Pipeline ADC: Where Filtering Meets Analog-to-Digital Conversion | SSCS June Technical Webinar
DESCRIPTION:Abstract: Analog-to-digital converters that incorporate inherent anti-alias filtering and are easy to drive significantly simplify system design. The continuous-time pipelined (CTP) ADC is one such architecture — and it turns out to be a fundamental improvement over the conventional active filter followed by ADC cascade\, both in power efficiency and linearity. This tutorial traces the evolution of the CTP ADC from first principles\, starting with the limitations of a standalone filter+ADC chain and building up the CTP concept stage by stage. The extension of CTP principles to bandpass signal processing — where the power-noise product improves with increasing filter Q\, precisely the opposite of what a standalone bandpass filter exhibits — is also discussed. Silicon results from prototype chips in 65 nm CMOS validate the concepts throughout. \n\nRegister here: https://ieee.webex.com/weblink/register/r122e4ca9a0c14f978fe9cb152516acf8 \nBio: Shanthi Pavan is the NT Alexander Institute-Chair Professor of Electrical Engineering at the Indian Institute of Technology Madras\, Chennai\, India. He received the Sc.D. degree from Columbia University\, New York\, in  1999. From 1997 to 2000\, he was with Texas Instruments in Warren\, New Jersey\, working on high-speed analog filters and data converters\, and from 2000 to 2002 at Bigbear Networks in Sunnyvale\, California\, on microwave ICs for data communication. He returned to IIT Madras in July 2002\, where he researches high-speed analog circuit design and signal processing\, with a particular focus on continuous-time data converters. He is the co-author of  Understanding Delta-Sigma Data Converters (second edition\, Wiley-IEEE Press\, 2017)\, which received the Wiley-IEEE Press Professional Book Award for 2020. \nHe is the recipient of several awards\, including the IEEE Circuits and Systems Society Darlington Best Paper Award (2009)\, the Shanti Swarup Bhatnagar Award (2012)\, the Swarnajayanthi Fellowship (2009)\, and the ANRF J.C. Bose National Fellowship. He has served as the Vice President of Publications for the IEEE Solid-State Circuits Society. He is currently a Distinguished Lecturer of the IEEE Circuits and Systems Society and serves on the Technical Program Committee of ISSCC. He is a Fellow of IEEE\, the Indian National Academy of Engineering\, and the Indian National Academy of Science.
URL:https://sscs.ieee.org/event/the-continuous-time-pipeline-adc-where-filtering-meets-analog-to-digital-conversion-sscs-june-technical-webinar/
LOCATION:Online
CATEGORIES:Technical Webinars
ORGANIZER;CN="SSCS Technical Webinars":MAILTO:d.marinese@ieee.org
END:VEVENT
END:VCALENDAR