A 12b 180MS/s Pipelined-SAR ADC with a Low-Power Calibration-Free RA and Hardware-Efficient SAR Logic https://sscs.ieee.org/wp-content/themes/movedo/images/empty/thumbnail.jpg 150 150 https://secure.gravatar.com/avatar/8fcdccb598784519a6037b6f80b02dee03caa773fc8d223c13bfce179d70f915?s=96&d=mm&r=g
Abstract:
This letter presents a 12-bit 180-MS/s pipelined-SAR ADC in 65-nm CMOS. To eliminate the complex interstage gain-error calibration for fast-response characteristic, a high-gain residue amplifier (RA) featuring a 2-stage gain-boosting architecture is proposed. By removing the tail current, the RA significantly alleviates slew-rate and voltage headroom limitations. The pre-amplifier …