THE FIRST INTEGRATED memory cell at ISSCC was shown by Igarashi et al. (NEC) in 1966. It was a single p-channel cell and had the basic elements of the Classic 6 Transistor Static RAM memory cell. The load devices were thin film resistors with a sheet resistance of 20KΩ per square, anticipating the future poly load resistor SRAM cells. The associative function was performed by two additional devices (Q₅ and Q₆), two interrogate lines, and a word sense line. The standby power was 60μW per cell.

R. Igarashi  T. Kurosawa  T. Yaita
Nippon Electric Co., Ltd., Kawasaki, Japan