IEEE Journal of Solid-State Circuits

A 0.5-/0.95-dB NF, 50-/25-Ω Configurable CMOS Front-End ASIC for the Readout of Liquid Argon Calorimeter in the LHC

A 0.5-/0.95-dB NF, 50-/25-Ω Configurable CMOS Front-End ASIC for the Readout of Liquid Argon Calorimeter in the LHC 150 150

Abstract:

This article presents the design of a four-channel front-end application specific integrated circuit (ASIC), ATLAS liquid argon front-end (ALFE), developed for the readout of the liquid-argon calorimeter (LAr) detector in the ATLAS experiment at the Large Hadron Collider (LHC). ALFE enables the readout of current signals induced in the LAr …

View on IEEE Xplore

A 180-nm Voltage-Controlled Magneto-Electric RAM With Sub-1-ns Switching Time

A 180-nm Voltage-Controlled Magneto-Electric RAM With Sub-1-ns Switching Time 150 150

Abstract:

Memory performance has emerged as a critical factor influencing both system speed and energy efficiency. However, conventional memory technologies such as embedded Flash (eFlash) and static RAM (SRAM) encounter significant scalability limitations beyond the 28-nm CMOS node. Among novel emerging memory technologies, spin-transfer-torque magnetic RAM (STT-MRAM) has gained prominence due …

View on IEEE Xplore

EdgeDiff: Energy-Efficient Multi-Modal Few-Step Diffusion Model Accelerator Using Mixed-Precision and Reordered Group Quantization

EdgeDiff: Energy-Efficient Multi-Modal Few-Step Diffusion Model Accelerator Using Mixed-Precision and Reordered Group Quantization 150 150

Abstract:

Recent advances in diffusion models (DMs)—such as few-step denoising and multi-modal conditioning—have significantly improved computational efficiency and functional flexibility, but they also introduce new hardware challenges. In particular, the elimination of inter-timestep redundancy, increased encoder/decoder workload, and heightened sensitivity to quantization demand a new class of accelerator. …

View on IEEE Xplore

A Radiated-EMI-Reduced Touch AFE IC With Pipelined Dual-Frequency Modulation and Sine2 Waveform Shaping for Automotive Applications

A Radiated-EMI-Reduced Touch AFE IC With Pipelined Dual-Frequency Modulation and Sine2 Waveform Shaping for Automotive Applications 150 150

Abstract:

This article presents an analog front-end (AFE) for automotive touch-screen sensors that reduces radiated emission (RE) from touch-screen panel (TSP) driving signals while maintaining touch sensing performance. The proposed touch AFE employs a sine–sine (Sine2) waveform shaping and a sine-chirp spread spectrum (SCSS) clocking to suppress both harmonic components …

View on IEEE Xplore

EPOCHS-1: A 12 nm Highly Heterogeneous Open-Source SoC With Distributed Coin-Based Power Management and Integrated Hybrid Voltage Regulation

EPOCHS-1: A 12 nm Highly Heterogeneous Open-Source SoC With Distributed Coin-Based Power Management and Integrated Hybrid Voltage Regulation 150 150

Abstract:

We present EPOCHS-1, a 12 nm, 64 mm2 system-on-chip (SoC) with a high degree of heterogeneity. It features four Linux-SMP-capable RISC-V cores, 14 different types of accelerators, a distributed memory hierarchy, and various peripherals. EPOCHS-1’s memory hierarchy has the flexibility to support a diverse set of accelerators and can scale to support …

View on IEEE Xplore

Ultra-Broadband Self-Compensated Vector-Modulation Phase Shifter With Over 100-GHz Bandwidth

Ultra-Broadband Self-Compensated Vector-Modulation Phase Shifter With Over 100-GHz Bandwidth 150 150

Abstract:

With the rapid development of communication, radar, radio astronomy, and security inspection imaging, next-generation RF systems are evolving toward universal and ultra-broadband (UBB) operation. However, the lack of a wideband and low-cost phase shifter (PS) has been a bottleneck in these systems, limiting the operating bandwidth, phase resolution, size, and …

View on IEEE Xplore

A Single-Channel 1–3 MASH SAR-Assisted Pipeline ADC With Residue Amplifier Error Shaping

A Single-Channel 1–3 MASH SAR-Assisted Pipeline ADC With Residue Amplifier Error Shaping 150 150

Abstract:

This article presents a single-channel successive approximation register (SAR)-assisted fourth-order noise-shaping (NS) pipeline analog-to-digital converter (ADC) with residue amplifier (RA) error shaping. The first stage introduces a passive dynamic range (DR)-preserved feedforward (FF) NS, which shapes both the quantization error and various impairments from the RA, thus enabling …

View on IEEE Xplore

Design and Analysis of a Source Parasitic Insensitive Fully-Passive N-Path Receiver With Sub-3 dB NF

Design and Analysis of a Source Parasitic Insensitive Fully-Passive N-Path Receiver With Sub-3 dB NF 150 150

Abstract:

This article presents an all-passive, source parasitic insensitive $N$ -path filter optimized for complex RF impedance matching. It works by nullifying the effect of the parasitic capacitance at the RF node through an additional nulling capacitor, which flips and cycles through adjacent phases and connects in parallel to the baseband (…

View on IEEE Xplore

A Continuous-Time Capacitance-to-Digital Converter for Floating-Target Displacement Sensing

A Continuous-Time Capacitance-to-Digital Converter for Floating-Target Displacement Sensing 150 150

Abstract:

This article presents a high-performance continuous-time (CT) capacitance-to-digital converter (CDC) for floating-target displacement measurement applications. It uses a differential first-order RC low-pass filter (LPF) front end to convert parallel-plate capacitance to phase shift, which is further digitized by a high-resolution second-order CT phase-domain (PD) delta–sigma modulator (CT-PD $\Delta \Sigma $ …

View on IEEE Xplore