Abstract:
In the above article [1], which is an expanded version of [2], the authors would like to clarify that a drain supply voltage of $V_{DD} ~=2.6$ V was applied to all three stages during the measurements. In addition, measurements performed on multiple chip samples, wire-bonded on different PCB boards, indicate that in …